86 Family Question:
Explain Transmission Gate-based D-Latch?

Answer:
The Transmission-Gate input is connected to the D_LATCH
data input (D), the control input to the Transmission-Gate
is connected to the D_LATCH enable input (EN) and the
Transmission-Gate output is the D_LATCH output (Q)
data input (D), the control input to the Transmission-Gate
is connected to the D_LATCH enable input (EN) and the
Transmission-Gate output is the D_LATCH output (Q)
Previous Question | Next Question |
Give truth table for a Half Adder, Give a gate level implementation of the same? | Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? |